Lerking/asmbench
1
0
Fork 0
mirror of https://github.com/RRZE-HPC/asmbench.git synced 2025-07-20 20:21:05 +02:00
Code Issues Packages Projects Releases Wiki Activity

version bump

Browse Source
This commit is contained in:
Julian Hammer
2019-07-17 17:04:46 +02:00
parent 7241bfc722
commit 3f63e2c3bb
3 changed files with 5 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
.idea/vcs.xml generated
View File

@@ -2,5 +2,6 @@
<project version="4">
<component name="VcsDirectoryMappings">
<mapping directory="$PROJECT_DIR$" vcs="Git" />
<mapping directory="$PROJECT_DIR$/doc/asmbench-SC18SRC-poster" vcs="Git" />
</component>
</project>

2
setup.py
View File

@@ -6,7 +6,7 @@ with open('README.rst') as f:
setup(
name='asmbench',
version='0.1.2',
version='0.1.3',
packages=find_packages(exclude=['contrib', 'docs', 'tests*']),
url='https://github.com/RRZE-HPC/asmbench',
license='AGPLv3',

6
tablegen.py
View File

@@ -444,9 +444,9 @@ def main():
bench.setup_llvm()
# Benchmark TP and Lat for each instruction
# for instr_name, instr_op in instructions.items():
# tp, lat = bench.bench_instructions([instr_op])
# print("{:>12} {:>5.2f} {:>5.2f}".format(instr_name, tp, lat))
for instr_name, instr_op in instructions.items():
tp, lat = bench.bench_instructions([instr_op])
print("{:>12} {:>5.2f} {:>5.2f}".format(instr_name, tp, lat))
# Benchmark TP and Lat for all valid instruction pairs
# for a,b in itertools.combinations(instructions, 2):