mirror of
https://github.com/micropython/micropython.git
synced 2025-07-21 13:01:10 +02:00
eb3ea9ee13
This commit adds preliminary support for ST's new STM32N6xx MCUs. Supported features of this MCU so far are: - basic clock tree initialisation, running at 800MHz - fully working USB - XSPI in memory-mapped mode - machine.Pin - machine.UART - RTC and deepsleep support - SD card - filesystem - ROMFS - WiFi and BLE via cyw43-driver (SDIO backend) Note that the N6 does not have internal flash, and has some tricky boot sequence, so using a custom bootloader (mboot) is almost a necessity. Signed-off-by: Damien George <damien@micropython.org>
83 lines
2.5 KiB
ArmAsm
83 lines
2.5 KiB
ArmAsm
/*
|
|
* This file is part of the MicroPython project, http://micropython.org/
|
|
*
|
|
* The MIT License (MIT)
|
|
*
|
|
* Copyright (c) 2018-2025 Damien P. George
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
|
|
.syntax unified
|
|
.cpu cortex-m4
|
|
.thumb
|
|
|
|
.section .text.Reset_Handler
|
|
.global Reset_Handler
|
|
.type Reset_Handler, %function
|
|
|
|
Reset_Handler:
|
|
/* Save the first argument to pass through to stm32_main */
|
|
mov r4, r0
|
|
|
|
/* Load the stack pointer */
|
|
ldr sp, =_estack
|
|
|
|
/* Initialise the iram section */
|
|
ldr r1, =_siiram
|
|
ldr r2, =_siram
|
|
ldr r3, =_eiram
|
|
b .iram_copy_entry
|
|
nop
|
|
.iram_copy_loop:
|
|
ldr r0, [r1], #4 /* Should be 4-aligned to be as fast as possible */
|
|
str r0, [r2], #4
|
|
.iram_copy_entry:
|
|
cmp r2, r3
|
|
bcc .iram_copy_loop
|
|
|
|
/* Initialise the data section */
|
|
ldr r1, =_sidata
|
|
ldr r2, =_sdata
|
|
ldr r3, =_edata
|
|
b .data_copy_entry
|
|
.data_copy_loop:
|
|
ldr r0, [r1], #4 /* Should be 4-aligned to be as fast as possible */
|
|
str r0, [r2], #4
|
|
.data_copy_entry:
|
|
cmp r2, r3
|
|
bcc .data_copy_loop
|
|
|
|
/* Zero out the BSS section */
|
|
movs r0, #0
|
|
ldr r1, =_sbss
|
|
ldr r2, =_ebss
|
|
b .bss_zero_entry
|
|
.bss_zero_loop:
|
|
str r0, [r1], #4 /* Should be 4-aligned to be as fast as possible */
|
|
.bss_zero_entry:
|
|
cmp r1, r2
|
|
bcc .bss_zero_loop
|
|
|
|
/* Jump to the main code */
|
|
mov r0, r4
|
|
b stm32_main
|
|
|
|
.size Reset_Handler, .-Reset_Handler
|