mirror of
https://github.com/andreas-abel/nanoBench.git
synced 2025-07-21 15:11:03 +02:00
143 lines
4.4 KiB
Plaintext
143 lines
4.4 KiB
Plaintext
# Performance monitoring events for AMD Family 17h processors.
|
|
# See Section 2.1.13.3 of AMD's "Preliminary Processor Programming Reference" (Apr. 2017)
|
|
|
|
000.01 FpuPipeAssignment.Total0
|
|
000.02 FpuPipeAssignment.Total1
|
|
000.04 FpuPipeAssignment.Total2
|
|
000.08 FpuPipeAssignment.Total3
|
|
000.10 FpuPipeAssignment.Dual0
|
|
000.20 FpuPipeAssignment.Dual1
|
|
000.40 FpuPipeAssignment.Dual2
|
|
000.80 FpuPipeAssignment.Dual3
|
|
001.00 FpSchedEmpty
|
|
002.01 FpRetx87FpOps.AddSubOps
|
|
002.02 FpRetx87FpOps.MulOps
|
|
002.04 FpRetx87FpOps.DivSqrROps
|
|
003.01 FpRetSseAvxOps.SpAddSubFlops
|
|
003.02 FpRetSseAvxOps.SpMultFlops
|
|
003.04 FpRetSseAvxOps.SpDivFlops
|
|
003.08 FpRetSseAvxOps.SpMultAddFlops
|
|
003.10 FpRetSseAvxOps.DpAddSubFlops
|
|
003.20 FpRetSseAvxOps.DpMultFlops
|
|
003.40 FpRetSseAvxOps.DpDivFlops
|
|
003.80 FpRetSseAvxOps.DpMultAddFlops
|
|
004.01 FpNumMovElimScalOp.Optimized
|
|
004.02 FpNumMovElimScalOp.OptPotential
|
|
004.04 FpNumMovElimScalOp.SseMovOpsElim
|
|
004.08 FpNumMovElimScalOp.SseMovOps
|
|
005.01 FpRetiredSerOps.SseBotRet
|
|
005.02 FpRetiredSerOps.SseCtrlRet
|
|
005.04 FpRetiredSerOps.X87BotRet
|
|
005.08 FpRetiredSerOps.X87CtrlRet
|
|
025.01 LsLocks.BusLock
|
|
025.02 LsLocks.NonSpecLock
|
|
025.04 LsLocks.SpecLock
|
|
025.08 LsLocks.SpecLockMapCommit
|
|
029.01 LsDispatch.LdDispatch
|
|
029.02 LsDispatch.StoreDispatch
|
|
029.04 LsDispatch.LdStDispatch
|
|
035.00 LsSTLF
|
|
040.00 LsDcAccesses
|
|
041.01 LsMabAllocPipe.DataPipe
|
|
041.02 LsMabAllocPipe.StPipe
|
|
041.04 LsMabAllocPipe.TlbPipeLate
|
|
041.08 LsMabAllocPipe.HwPf
|
|
041.10 LsMabAllocPipe.TlbPipeEarly
|
|
045.01 LsL1DTlbMiss.TlbReload4KL2Hit
|
|
045.02 LsL1DTlbMiss.TlbReload32KL2Hit
|
|
045.04 LsL1DTlbMiss.TlbReload2ML2Hit
|
|
045.08 LsL1DTlbMiss.TlbReload1GL2Hit
|
|
045.10 LsL1DTlbMiss.TlbReload4KL2Miss
|
|
045.20 LsL1DTlbMiss.TlbReload32KL2Miss
|
|
045.40 LsL1DTlbMiss.TlbReload2ML2Miss
|
|
045.80 LsL1DTlbMiss.TlbReload1GL2Miss
|
|
046.01 LsTablewalker.PerfMonTablewalkAllocDside0
|
|
046.02 LsTablewalker.PerfMonTablewalkAllocDside1
|
|
046.04 LsTablewalker.PerfMonTablewalkAllocIside0
|
|
046.08 LsTablewalker.PerfMonTablewalkAllocIside1
|
|
047.00 LsMisalAccesses
|
|
04B.01 LsPrefInstrDisp.LoadPrefetchW
|
|
04B.02 LsPrefInstrDisp.StorePrefetchW
|
|
04B.04 LsPrefInstrDisp.PrefetchNTA
|
|
052.01 LsInefSwPref.MabMchCnt
|
|
052.02 LsInefSwPref.DataPipeSwPfDcHit
|
|
076.00 LsNotHaltedCyc
|
|
080.00 IcFw32
|
|
081.00 IcFw32Miss
|
|
082.00 IcCacheFillL2
|
|
083.00 IcCacheFillSys
|
|
084.00 BpL1TlbMissL2Hit
|
|
085.00 BpL1TlbMissL2Miss
|
|
086.00 BpSnpReSync
|
|
087.01 IcFetchStall.IcStallBackPressure
|
|
087.02 IcFetchStall.IcStallDqEmpty
|
|
087.04 IcFetchStall.IcStallAny
|
|
08A.00 BpL1BTBCorrect
|
|
08B.00 BpL2BTBCorrect
|
|
08C.01 IcCacheInval.FillInvalidated.
|
|
08C.02 IcCacheInval.L2InvalidatingProbe
|
|
099.00 BpTlbRel
|
|
28A.01 IcOcModeSwitch.IcOcModeSwitch
|
|
28A.02 IcOcModeSwitch.OcIcModeSwitch
|
|
0AF.01 DeDisDispatchTokenStalls0.ALSQ1TokenStall
|
|
0AF.02 DeDisDispatchTokenStalls0.ALSQ2TokenStall
|
|
0AF.04 DeDisDispatchTokenStalls0.ALSQ3TokenStall
|
|
0AF.08 DeDisDispatchTokenStalls0.ALSQ3_0_TokenStall
|
|
0AF.10 DeDisDispatchTokenStalls0.ALUTokenStall
|
|
0AF.20 DeDisDispatchTokenStalls0.AGSQTokenStall
|
|
0AF.40 DeDisDispatchTokenStalls0.RetireTokenStall
|
|
0C0.00 ExRetInstr
|
|
0C1.00 ExRetCops
|
|
0C2.00 ExRetBrn
|
|
0C3.00 ExRetBrnMisp
|
|
0C4.00 ExRetBrnTkn
|
|
0C5.00 ExRetBrnTknMisp
|
|
0C6.00 ExRetBrnFar
|
|
0C7.00 ExRetBrnResync
|
|
0C8.00 ExRetNearRet
|
|
0C9.00 ExRetNearRetMispred
|
|
0CA.00 ExRetBrnIndMisp
|
|
0CB.01 ExRetMmxFpInstr.X87Instr
|
|
0CB.02 ExRetMmxFpInstr.MmxInstr
|
|
0CB.04 ExRetMmxFpInstr.SseInstr
|
|
0D1.00 ExRetCond
|
|
0D2.00 ExRetCondMisp
|
|
0D3.00 ExDivBusy
|
|
0D4.00 ExDivCount
|
|
1CF.01 ExTaggedIbsOps.IbsTaggedOps
|
|
1CF.02 ExTaggedIbsOps.IbsTaggedOpsRet
|
|
1CF.04 ExTaggedIbsOps.IbsCountRollover
|
|
1D0.00 IbsCountRollover
|
|
060.01 L2RequestG1.OtherRequests
|
|
060.02 L2RequestG1.L2HwPf
|
|
060.04 L2RequestG1.PrefetchL2
|
|
060.08 L2RequestG1.ChangeToX
|
|
060.10 L2RequestG1.CacheableIcRead
|
|
060.20 L2RequestG1.LsRdBlkC_S
|
|
060.40 L2RequestG1.RdBlkX
|
|
060.80 L2RequestG1.RdBlkL
|
|
061.01 L2RequestG2.BusLocksResponses
|
|
061.02 L2RequestG2.BusLocksOriginator
|
|
061.04 L2RequestG2.SmcInval
|
|
061.08 L2RequestG2.IcRdSizedNC
|
|
061.10 L2RequestG2.IcRdSized
|
|
061.20 L2RequestG2.LsRdSizedNC
|
|
061.40 L2RequestG2.LsRdSized
|
|
061.80 L2RequestG2.Group1
|
|
062.01 L2Latency.L2CyclesWaitingOnFills
|
|
063.01 L2WbcReq.CLZero
|
|
063.02 L2WbcReq.LocalIcClr
|
|
063.04 L2WbcReq.ZeroByteStore
|
|
063.08 L2WbcReq.I_LineFlush
|
|
063.10 L2WbcReq.CacheLineFlush
|
|
063.20 L2WbcReq.WcbClose
|
|
063.40 L2WbcReq.WcbWrite
|
|
064.01 L2CacheReqStat.IcFillMiss
|
|
064.02 L2CacheReqStat.IcFillHitS
|
|
064.04 L2CacheReqStat.IcFillHitX
|
|
064.08 L2CacheReqStat.LsRdBlkC
|
|
064.10 L2CacheReqStat.LsRdBlkX
|
|
064.20 L2CacheReqStat.LsRdBlkLHitS
|
|
064.40 L2CacheReqStat.LsRdBlkLHitX
|
|
064.80 L2CacheReqStat.LsRdBlkCS
|
|
06D.01 L2FillPending.L2FillBusy |