Lerking/asmbench
1
0
Fork 0
mirror of https://github.com/RRZE-HPC/asmbench.git synced 2025-07-21 12:41:06 +02:00
Code Issues Packages Projects Releases Wiki Activity
67 Commits 1 Branch 1 Tag
515b28cb4e44426239e6161dc3a79d888a9e0e21
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Julian Hammer 515b28cb4e added src extras
2018-08-02 10:49:49 +02:00
.idea
this commit is a deadend
2018-06-06 17:11:50 +02:00
asmjit
added src extras
2018-08-02 10:49:49 +02:00
dev_test
fixed handwritten example code
2018-04-23 15:36:48 +02:00
LICENSE
added LICENSE and updated README.md
2018-07-24 13:12:53 +02:00
README.md
added LICENSE and updated README.md
2018-07-24 13:12:53 +02:00
run_SC18_SRC.py
added src extras
2018-08-02 10:49:49 +02:00
setup.py
added src extras
2018-08-02 10:49:49 +02:00
tablegen.py
added support for iaca analysis
2018-07-10 14:26:19 +02:00
test.c
fixed target machine creation
2018-04-27 13:47:49 +02:00

README.md

pyasmjit

A instruction latency and throughput benchmarking framework for out-of-order architectures.

Usage

Description
A Benchmark Toolkit for Assembly Instructions Using the LLVM JIT
Readme AGPL-3.0 10 MiB
Languages
Python 99.1%
C 0.9%