Lerking/micropython
1
0
Fork 0
mirror of https://github.com/micropython/micropython.git synced 2025-08-30 22:40:40 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity

tests/extmod_hardware/machine_uart_irq_rxidle.py: Ignore inital IRQ.

Browse Source 
On stm32, the hardware generates an RXIDLE IRQ after enabling the UART,
because the RX line is technically idle.

Signed-off-by: Damien George <damien@micropython.org>
This commit is contained in:
Damien George
2025-06-26 00:29:22 +10:00
parent a2e3055d2d
commit a4a098ff82
1 changed files with 11 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
tests/extmod_hardware/machine_uart_irq_rxidle.py
View File

@@ -13,6 +13,9 @@ except (ImportError, AttributeError):
import time, sys import time, sys
# Target tuning options.
tune_wait_initial_rxidle = False
# Configure pins based on the target. # Configure pins based on the target.
if "alif" in sys.platform: if "alif" in sys.platform:
uart_id = 1 uart_id = 1
@@ -26,6 +29,7 @@ elif "mimxrt" in sys.platform:
uart_id = 1 uart_id = 1
tx_pin = None tx_pin = None
elif "pyboard" in sys.platform: elif "pyboard" in sys.platform:
tune_wait_initial_rxidle = True
if "STM32WB" in sys.implementation._machine: if "STM32WB" in sys.implementation._machine:
# LPUART(1) is on PA2/PA3 # LPUART(1) is on PA2/PA3
uart_id = "LP1" uart_id = "LP1"
@@ -69,8 +73,15 @@ for bits_per_s in (2400, 9600, 115200):
else: else:
uart = UART(uart_id, bits_per_s, tx=tx_pin, rx=rx_pin) uart = UART(uart_id, bits_per_s, tx=tx_pin, rx=rx_pin)
# Ignore a possible initial RXIDLE condition after creating UART.
if tune_wait_initial_rxidle:
uart.irq(lambda _: None, uart.IRQ_RXIDLE)
time.sleep_ms(10)
# Configure desired IRQ.
uart.irq(irq, uart.IRQ_RXIDLE) uart.irq(irq, uart.IRQ_RXIDLE)
# Write data and wait for IRQ.
print("write", bits_per_s) print("write", bits_per_s)
uart.write(text) uart.write(text)
uart.flush() uart.flush()